Yield and Variability Optimization of Integrated Circuits
Traditionally, Computer Aided Design (CAD) tools have been used to create the nominal design of an integrated circuit (IC), such that the circuit nominal response meets the desired performance specifications. In reality, however, due to the disturbances ofthe IC manufacturing process, the actual performancesof the mass produced chips are different than those for the nominal design. Even if the manufacturing process were tightly controlled, so that there were little variations across the chips manufactured, the environmentalchanges (e. g. those oftemperature, supply voltages, etc. ) would alsomakethe circuit performances vary during the circuit life span. Process-related performance variations may lead to low manufacturing yield, and unacceptable product quality. For these reasons, statistical circuit design techniques are required to design the circuit parameters, taking the statistical process variations into account. This book deals with some theoretical and practical aspects of IC statistical design, and emphasizes how they differ from those for discrete circuits. It de- scribes a spectrum of different statistical design problems, such as parametric yield optimization, generalized on-target design, variability minimization, per- formance tunning, and worst-case design. The main emphasis of the presen- tation is placed on the principles and practical solutions for performance vari- ability minimization. It is hoped that the book may serve as an introductory reference material for various groups of IC designers, and the methodologies described will help them enhance the circuit quality and manufacturability. The book containsseven chapters.
- Hardback | 234 pages
- 152.4 x 236.2 x 20.3mm | 430.91g
- 28 Feb 1995
- Dordrecht, Netherlands
- 1995 ed.
- XVII, 234 p.
Table of contents
List of Figures. Preface. 1. Introduction. 2. Overview of IC Statistical Modeling. 3. Design of Experiments. 4. Parametric Yield Maximization. 5. Variability Minimization and Tuning. 6. Worst-Case Measure Reduction. 7. Multi-Objective Circuit Optimization. A: Commonly Used Orthogonal Arrays. B: SPICE3 Input Decks. References. Index.