Writing Testbenches

Writing Testbenches : Functional Verification of HDL Models

4.37 (8 ratings by Goodreads)
  • Hardback
By (author) 

List price: US$120.00

Currently unavailable

We can notify you when this item is back in stock

Add to wishlist

AbeBooks may have this title (opens in new window).

Try AbeBooks

Description

This text first introduces the necessary concepts and tools of verification, then describes a process for carrying out an effective functional verification of a design. This book also presents techniques for applying a stimulus and monitoring the response of a design by abstracting the operations using bus-functional models. The architecture of testbenches built around these bus-functional models is important for minimizing development and maintenance effort. Behavioural modelling is another important concept presented in this book. It is used to parallelize the implementation and verification of a design and to perform more efficient simulations. For many, behavioural modelling is synonymous with synthesizeable or RTL modelling. In this book, the term "behavioural" is used to describe any model that adequately emulates the functionality of a design, usually using non-synthesizeable constructs and coding style. The text focuses on the functional verification of hardware designs using either VHDL or Verilog. The reader should have at least a basic knowledge of one of the languages.
Ideally, he or she should have experience in writing synthesizeable models and be familiar with running a simulation using any of the available VHDL or Verilog simulators.
show more

Product details

  • Hardback | 384 pages
  • 160.5 x 240.8 x 25.7mm | 748.44g
  • United States
  • 0792377664
  • 9780792377665

Table of contents

Foreword. Preface: Why This Book is Important. What This Book is About. What Prior Knowledge You Should Have. Reading Paths. VHDL vs Verilog. For More Information. 1: What is Verification? What is a Testbench. The Importance of Verification. Reconvergeance Model. The Human Factor. What Is Being Verified? Functional Verification Approaches. Testing vs. Verification. Verification and Design Reuse. The Cost of Verification. 2: Verification Tools. Linting Tools. Simulators. Third-Party Models. Waveform Viewers. Code Coverage. Verification Languages. Revision Control. Issue Tracking. Metrics. 3: The Verification Plan. The Role of the Verification Plan. Levels of Verification. Verification Strategies. From Specification to Features. From Features to Testcases. From Testcases to Testbenches. 4: Behavioral Hardware Description Languages. Behavioral vs. RTL Thinking. You Gotta Have Style! Structure of Behavioral Code. Data Abstractions. The HDL Parallel Engine. Verilog Portability Issues. 5: Stimulus and Response. Simple Stimulus. Verifying the Output. Self-Checking Testbenches. Complex Stimulus. Complex Response. Predicting the Output. 6: Architecting Testbenches. Reusable Verification Components. Verilog Implementation. VHDL Implementation. Autonomous Generation and Monitoring. Input and Output Paths. Verifying Configurable Designs. 7: Simulation Management. Behavioral Models. Pass or Fail? Managing Simulations. Regression. Appendix A: Coding Guidelines. Directory Structure. General Coding Guidelines. Naming Guidelines. HDL Coding Guidelines. Afterwords. Index.
show more

Rating details

8 ratings
4.37 out of 5 stars
5 38% (3)
4 62% (5)
3 0% (0)
2 0% (0)
1 0% (0)
Book ratings by Goodreads
Goodreads is the world's largest site for readers with over 50 million reviews. We're featuring millions of their reader ratings on our book pages to help you find your new favourite book. Close X