Verilog TM Quickstart

Verilog TM Quickstart : A Practical Guide to Simulation and Synthesis in Verilog

4 (2 ratings by Goodreads)
  • Mixed media product
By (author) 

List price: US$101.00

Currently unavailable

We can notify you when this item is back in stock

Add to wishlist

AbeBooks may have this title (opens in new window).

Try AbeBooks


This work has been revised and updated in accordance with the new IEEE 1364-1999 standard, much of which applies to synthesizable Verilog. New examples have been included as well as additional material added throughout. It focuses on the most commonly used elements of the Verilog Hardware Description Language used by designers for simulation and synthesis of ASICS and FPGAs. It makes learning Verilog easy by following a well proven approach used in the author's classes for many years. The book is a basic, practical, introductory textbook for professionals and students alike. It explains how a designer can be more effective through the use of the Verilog Hardware Description Language to simulate and document a design. It also presents some of the formal Verilog syntax and definitions and then shows practical uses. This book does not oversimplify the Verilog language nor does it emphasize theory. The text has over 100 examples that are used to illustrate aspects of the language. The later chapters focus on working with modelling style and explaining why and when one would use different elements of the language. Another feature of the book is the chapter on state machine modelling.
There is a chapter on test benches and testing strategy as well as a chapter on debugging. It is designed to teach the Verilog language, to show the designer how to model in Verilog and to explain the basics of using Verilog simulators. The accompanying disk contains over 100 runable Verilog examples from the book.
show more

Product details

  • Mixed media product | 352 pages
  • 166.6 x 242.8 x 27.7mm | 748.44g
  • United States
  • Revised
  • 2nd Revised edition
  • index
  • 0792385152
  • 9780792385158

Table of contents

List of Figures. List of Examples. List of Tables. 1. Introduction. 2. Introduction to the Verilog Language. 3. Structural Modeling. 4. Behavioral Modeling. 5. Operators. 6. Working with Behavioral Modeling. 7. User-Defined Primitives. 8. Parameterized Modules. 9. State Machines. 10. Modeling Tips. 11. Modeling Style Trade-Offs. 12. Test Benches and Test Management. 13. Common Errors. 14. Debugging a Design. Appendix A: Gate Level Details. Appendix B: Example Summary. Index.
show more

Rating details

2 ratings
4 out of 5 stars
5 50% (1)
4 0% (0)
3 50% (1)
2 0% (0)
1 0% (0)
Book ratings by Goodreads
Goodreads is the world's largest site for readers with over 50 million reviews. We're featuring millions of their reader ratings on our book pages to help you find your new favourite book. Close X