Verilog HDL

Verilog HDL : A Guide in Digital Design and Synthesis

4.11 (26 ratings by Goodreads)
By (author) 

List price: US$115.01

Currently unavailable

Add to wishlist

AbeBooks may have this title (opens in new window).

Try AbeBooks

Description

Verilog HDL is a language for digital design, just as C is a language for programming. This complete Verilog HDL reference progresses from the basic Verilog concepts to the most advanced concepts in digital design. Palnitkar covers the gamut of Verilog HDL fundamentals, such as gate, RTL, and behavioral modeling, all the way to advanced concepts, such as timing simulation, switch level modeling, PLI, and logic synthesis. Verilog HDL is a hardware description language (with a user community of more than 50,000 active designers) used to design and document electronic systems. This completely updated reference progresses from basic to advanced concepts in digital design, including timing simulation, switch level modeling, PLI, and logic synthesis.show more

Product details

  • Mixed media product | 496 pages
  • 180 x 234 x 24mm | 920.81g
  • Pearson Education (US)
  • Prentice Hall
  • Upper Saddle River, United States
  • English
  • Revised
  • 2nd Revised edition
  • bibliog
  • 0130449113
  • 9780130449115
  • 2,011,123

Back cover copy

VERILOG HDL, Second Editionby Samir PalnitkarWith a Foreword by Prabhu GoelWritten forboth experienced and new users, this book gives you broad coverage of VerilogHDL. The book stresses the practical design and verification perspective ofVerilog rather than emphasizing only the language aspects. The informationpresented is fully compliant with the IEEE 1364-2001 Verilog HDL standard.Among its many features, this edition--Describes state-of-the-art verification methodologiesProvides full coverage of gate, dataflow (RTL), behavioral and switch modelingIntroduces you to the Programming Language Interface (PLI)Describes logic synthesis methodologiesExplains timing and delay simulationDiscusses user-defined primitivesOffers many practical modeling tipsIncludes over 300 illustrations, examples, and exercises, and a Verilog resource list.Learning objectives and summaries are provided for each chapter. About the CD-ROMThe CD-ROM contains a Verilog simulator with agraphical user interface and the source code for the examples in the book.Whatpeople are saying about "Verilog HDL"--"Mr.Palnitkar illustrates how and why Verilog HDL is used to develop today'smost complex digital designs. This book is valuable to both the novice and theexperienced Verilog user. I highly recommend it to anyone exploring Verilogbased design." "--RajeevMadhavan, Chairman and CEO, Magma Design Automation""Thisbook is unique in its breadth of information on Verilog and Verilog-relatedtopics. It is fully compliant with the IEEE 1364-2001 standard, contains allthe information that you need on the basics, and devotes several chapters toadvanced topics such as verification, PLI, synthesis and modelingtechniques.""--MichaelMcNamara, Chair, IEEE 1364-2001 Verilog Standards Organization"Thishas been my favorite Verilog book since I picked it up in college. It is theonly book that covers practical Verilog. A must have for beginners andexperts.""--BerendOzceri, Design Engineer, Cisco Systems, Inc.""Simple, logical and well-organized material with plenty of illustrations, makes this anideal textbook."--Arun K. Somani, Jerry R. Junkins Chair Professor, Department of Electrical and Computer Engineering, Iowa State University, AmesPRENTICE HALLProfessional Technical ReferenceUpper Saddle River, NJ 07458www.phptr.comISBN: 0-13-044911-3show more

Table of contents

(NOTE: Each chapter concludes with a Summary and Exercises.) About the Author. Foreword. Preface. Acknowledgments. I. BASIC VERILOG TOPICS. 1. Overview of Digital Design with Verilog HDL. Evolution of Computer-Aided Digital Design. Emergence of HDLs. Typical Design Flow. Importance of HDLs. Popularity of Verilog HDL. Trends in HDLs. 2. Hierarchical Modeling Concepts. Design Methodologies. 4-bit Ripple Carry Counter. Modules. Instances. Components of a Simulation. Example. 3. Basic Concepts. Lexical Conventions. Data Types. System Tasks and Compiler Directives. 4. Modules and Ports. Modules. Ports. Hierarchical Names. 5. Gate-Level Modeling. Gate Types. Gate Delays. 6. Dataflow Modeling. Continuous Assignments. Delays. Expressions, Operators, and Operands. Operator Types. Examples. 7. Behavioral Modeling. Structured Procedures. Procedural Assignments. Timing Controls. Conditional Statements. Multiway Branching. Loops. Sequential and Parallel Blocks. Generate Blocks. Examples. 8. Tasks and Functions. Difference between Tasks and Functions. Tasks. Functions. 9. Useful Modeling Techniques. Procedural Continuous Assignments. Overriding Parameters. Conditional Compilation and Execution. Time Scales. Useful System Tasks. II. ADVANCED VERILOG TOPICS. 10. Timing and Delays. Types of Delay Models. Path Delay Modeling. Timing Checks. Delay Back-Annotation. 11. Switch Level Modeling. Switching-Modeling Elements. Examples. 12. User-Defined Primitives. UDP basics. Combinational UDPs. Sequential UDPs. UDP Table Shorthand Symbols. Guidelines for UDP Design. 13. Programming Language Interface. Uses of PLI. Linking and Invocation of PLI Tasks. Internal Data Representation. PLI Library Routines. 14. Logic Synthesis with Verilog HDL. What Is Logic Synthesis? Impact of Logic Synthesis. Verilog HDL Synthesis. Synthesis Design Flow. Verification of the Gate-Level Netlist. Modeling Tips for Logic Synthesis. Example of Sequential Circuit Synthesis. 15. Advanced Verification Techniques. Traditional Verification Flow. Assertion Checking. Formal Verification. III. APPENDICES. Appendix A. Strength Modeling and Advanced Net Definitions. Strength Levels. Signal Contention. Advanced Net Types. Appendix B. List of PLI Routines. Conventions. Access Routines. Utility (tf_) Routines. Appendix C. List of Keywords, System Tasks and Compiler Directives. Keywords. System Tasks and Functions. Compiler Directives. Appendix D. Formal Syntax Definition. Source Text. Declarations. Primitive Instances. Module and Generated Instantiation. UDP Declaration and Instantiation. Behavioral Statements. Specify Section. Expressions. General. Appendix E. Verilog Tidbits. Appendix F. Verilog Examples. Synthesizable FIFO Model. Behavioral DRAW Model. Bibliography. Index.show more

About Samir Palnitkar

About the Author Samir Palnitkar is a recognized authority on Verilog HDL, modeling, verification, logic synthesis, and EDA-based methodologies in digital design. He has worked extensively with design and verification on various successful microprocessor, ASIC, and system projects. He was the lead developer of the Verilog framework for the shared memory, cache coherent, multiprocessor architecture, popularly known as the UltraSPARCTM Port Architecture, defined for Sun's next generation UltraSPARC-based desktop systems. Besides the UltraSPARC CPU, he has worked on a number of diverse design and verification projects at leading companies including Cisco, Philips, Mitsubishi, Motorola, National, Advanced Micro Devices, and Standard Microsystems.show more

Rating details

26 ratings
4.11 out of 5 stars
5 46% (12)
4 27% (7)
3 19% (5)
2 8% (2)
1 0% (0)
Book ratings by Goodreads
Goodreads is the world's largest site for readers with over 50 million reviews. We're featuring millions of their reader ratings on our book pages to help you find your new favourite book. Close X