Self-Checking and Fault-Tolerant Digital Design

Self-Checking and Fault-Tolerant Digital Design

3.37 (8 ratings by Goodreads)
By (author) 

Free delivery worldwide

Available. Dispatched from the UK in 2 business days
When will my order arrive?

Description

With VLSI chip transistors getting smaller and smaller, today's digital systems are more complex than ever before. This increased complexity leads to more cross-talk, noise, and other sources of transient errors during normal operation. Traditional off-line testing strategies cannot guarantee detection of these transient faults. And with critical applications relying on faster, more powerful chips, fault-tolerant, self-checking mechanisms must be built in to assure reliable operation.

Self-Checking and Fault-Tolerant Digital Design deals extensively with self-checking design techniques and is the only book that emphasizes major techniques for hardware fault tolerance. Graduate students in VLSI design courses as well as practicing designers will appreciate this balanced treatment of the concepts and theory underlying fault tolerance along with the practical techniques used to create fault-tolerant systems.
show more

Product details

  • Hardback | 400 pages
  • 187.96 x 236.22 x 17.78mm | 521.63g
  • Morgan Kaufmann Publishers In
  • San Francisco, United States
  • English
  • New.
  • w. ill.
  • 0124343708
  • 9780124343702

Table of contents

Chapter 1 - Fundamentals of Reliability
Chapter 2 - Error Detecting and Correcting Codes
Chapter 3 - Self-Checking Combinational Logic Design
Chapter 4 - Self-Checking Checkers
Chapter 5 - Self-Checking Sequential Circuit Design
Chapter 6 - Fault-Tolerant Design
Appendix
Markov Models
show more

About Parag K. Lala

The author is currently a Professor in the Department of Electrical Engineering at North Carolina A&T State University. He is the author of more than 75 papers, and three books published by Prentice Hall. His research interests include design for testability, self-checking logic design, automatic logic synthesis of low power logic circuits, andCPLD/FPGA based system design. He received a M.S. from King's College, London, and a Ph.D. from the City University of London.
show more

Rating details

8 ratings
3.37 out of 5 stars
5 25% (2)
4 25% (2)
3 25% (2)
2 12% (1)
1 12% (1)
Book ratings by Goodreads
Goodreads is the world's largest site for readers with over 50 million reviews. We're featuring millions of their reader ratings on our book pages to help you find your new favourite book. Close X