Reuse Methodology Manual for System-on-a-Chip Designs

Reuse Methodology Manual for System-on-a-Chip Designs

3.8 (5 ratings by Goodreads)
By (author)  , By (author) 

List price: US$99.00

Currently unavailable

We can notify you when this item is back in stock

Add to wishlist

AbeBooks may have this title (opens in new window).

Try AbeBooks

Description

Silicon technology now allows us to build chips consisting of tens of millions of transistors. This technology not only promises new levels of system integration onto a single chip, but also presents significant challenges to the chip designer. As a result, many ASIC developers and silicon vendors are re-examining their design methodologies, searching for ways to make effective use of the vast numbers of gates now available. This work outlines an effective methodology for creating reusable designs for use in a System-on-a-Chip (SoC) design methodology. It is an attempt to capture and improve on current practices in the industry, and to give a coherent, integrated view of the design process.
show more

Product details

  • Hardback | 312 pages
  • 162.56 x 238.76 x 25.4mm | 612.35g
  • Boston, MA, United States
  • English
  • Revised
  • 2nd Revised edition
  • 0792385586
  • 9780792385585

Rating details

5 ratings
3.8 out of 5 stars
5 0% (0)
4 80% (4)
3 20% (1)
2 0% (0)
1 0% (0)
Book ratings by Goodreads
Goodreads is the world's largest site for readers with over 50 million reviews. We're featuring millions of their reader ratings on our book pages to help you find your new favourite book. Close X