Reuse Methodology Manual for System-on-a-Chip Designs

Reuse Methodology Manual for System-on-a-Chip Designs

3.8 (5 ratings by Goodreads)
  • Hardback
By (author)  , By (author) 

List price: US$125.50

Currently unavailable

We can notify you when this item is back in stock

Add to wishlist

AbeBooks may have this title (opens in new window).

Try AbeBooks

Description

Silicon technology now allows us to build chips consisting of many millions of transistors. This technology promises new levels of system integration onto a single chip, but also presents significant challenges to the chip designer. As a result, many ASIC developers and silicon vendors are re-examining their design methodologies, searching for ways to make effective use of the huge numbers of gates now available. These designers see modern design tools and methodologies as inadequate for developing million-gate ASICs from scratch. There is considerable pressure to keep design team size and design schedules constant while design complexities grow. Tools are not providing the productivity gains required to keep pace with the increasing gate counts available from deep submicron technology. Design reuse - the use of pre-designed and pre-verified cores - is the most promising opportunity to bridge the gap between available gate-count and designer productivity. This text outlines an effective methodology for creating reusable designs for use in a System-on-a-Chip (SoC) design methodology.
Silicon and tool technologies move so quickly that no single methodology can provide a permanent solution to this highly dynamic problem. Instead, this manual is an attempt to capture and incrementally improve on current best practices in the industry, and to give a coherent, integrated view of the design process.
show more

Product details

  • Hardback | 240 pages
  • 157.48 x 241.3 x 20.32mm | 544.31g
  • United States
  • 1998th ed.
  • glossary, bibliography, index
  • 0792381750
  • 9780792381754

Table of contents

The System-on-a-Chip Design Process. 3. System-Level Design Issues: Rules and Tools. 4. The Macro Design Process. 5. RTL Coding Guidelines. 6. Macro Synthesis Guidelines. 7. Macro Verification Guidelines. 8. Developing Hard Macros. 9. Macro Deployment: Packaging for Reuse. 10. System Integration with Reusable Macros. 11. System-Level Verification Issues. 12. Data and Project Management. 13. Implementing a Reuse Process.
show more

Rating details

5 ratings
3.8 out of 5 stars
5 0% (0)
4 80% (4)
3 20% (1)
2 0% (0)
1 0% (0)
Book ratings by Goodreads
Goodreads is the world's largest site for readers with over 50 million reviews. We're featuring millions of their reader ratings on our book pages to help you find your new favourite book. Close X