Principles of Verifiable RTL Design

Principles of Verifiable RTL Design : A Functional Coding Style Supporting Verification Processes in Verilog

  • Hardback
Edited by  , By (author) 

List price: US$97.99

Currently unavailable

We can notify you when this item is back in stock

Add to wishlist

AbeBooks may have this title (opens in new window).

Try AbeBooks

Description

Explaining how you can write Verilog to describe chip designs at the RT-level in a manner that co-operates with verification processes, this text focuses on how this co-operation can return an order of magnitude improvement in performance and capacity from tools such as simulation and equivalence checkers. It reduces the labour costs of coverage and formal model checking by facilitating communication between the design engineer and the verification engineer. It also orients the RTL style to provide more useful results from the overall verification process.
show more

Product details

  • Hardback | 272 pages
  • 160 x 236 x 20mm | 580.61g
  • United States
  • bibliography, index
  • 0792377885
  • 9780792377887

Table of contents

Preface. 1. Introduction. 2. The Verification Process. 3. RTL Methodology Basics. 4. RTL Logic Simulation. 5. RTL Formal Verification. 6. Verifiable RTL Style. 7. The Bad Stuff. 8. Verifiable RTL Tutorial. 9. Principles of Verifiable RTL Design. Bibliography. A Comparing Verilog Construct Performance. B Quick Reference. Index.
show more