Interaction Between Compilers and Computer Architectures

Interaction Between Compilers and Computer Architectures

Edited by  , Edited by 

Free delivery worldwide

Available. Dispatched from the UK in 4 business days
When will my order arrive?

Not expected to be delivered to the United States by Christmas Not expected to be delivered to the United States by Christmas

Description

Effective compilers allow for a more efficient execution of application programs for a given computer architecture, while well-conceived architectural features can support more effective compiler optimization techniques. A well thought-out strategy of trade-offs between compilers and computer architectures is the key to the successful designing of highly efficient and effective computer systems. From embedded micro-controllers to large-scale multiprocessor systems, it is important to understand the interaction between compilers and computer architectures.
The goal of the Annual Workshop on Interaction between Compilers and Computer Architectures (INTERACT) is to promote new ideas and to present recent developments in compiler techniques and computer architectures that enhance each other's capabilities and performance. Interaction Between Compilers and Computer Architectures is an updated and revised volume consisting of seven papers originally presented at the Fifth Workshop on Interaction between Compilers and Computer Architectures (INTERACT-5), which was held in conjunction with the IEEE HPCA-7 in Monterrey, Mexico in 2001. This volume explores recent developments and ideas for better integration of the interaction between compilers and computer architectures in designing modern processors and computer systems.
Interaction Between Compilers and Computer Architectures is suitable as a secondary text for a graduate level course, and as a reference for researchers and practitioners in industry.
show more

Product details

  • Hardback | 143 pages
  • 155 x 235 x 11.18mm | 910g
  • Dordrecht, Netherlands
  • English
  • 2001 ed.
  • XI, 143 p.
  • 0792373707
  • 9780792373704

Looking for beautiful books?

Visit our Beautiful Books page and find lovely books for kids, photography lovers and more. Shop now .

Table of contents

Preface; Gyungho Lee, Pen-Chung Yew. 1. EquiMax Optimal Scheduling Formulation; S.-A.-A. Touati. 2. An Efficient Semi-Hierarchical Array Layout; N.P. Drakenberg, et al. 3. Impact of Tile-Size Selection for Skewed Tiling; Yonghong Song, Zhiyuan Li. 4. Improving Software Pipelining by Hiding Memory Latency; M. Bedy, et al. 5. Register Allocation for Embedded System; Heung-Bok Lee, et al. 6. Is Compiling for Performance == Compiling for Power?; M. Valluri, L.K. John. 7. A Technology-Scalable Architecture for Fast Clocks and High ILP; K. Sankaralingam, et al. Topic Index. Author Index.
show more