Code Generation for Embedded Processors

Code Generation for Embedded Processors

Edited by  , Edited by 

Free delivery worldwide

Available. Dispatched from the UK in 3 business days
When will my order arrive?


Modern electronics is driven by the explosive growth of digital communications and multi-media technology. A basic challenge is to design first-time-right complex digital systems, that meet stringent constraints on performance and power dissipation.
In order to combine this growing system complexity with an increasingly short time-to-market, new system design technologies are emerging based on the paradigm of embedded programmable processors. This concept introduces modularity, flexibility and re-use in the electronic system design process. However, its success will critically depend on the availability of efficient and reliable CAD tools to design, programme and verify the functionality of embedded processors.
Recently, new research efforts emerged on the edge between software compilation and hardware synthesis, to develop high-quality code generation tools for embedded processors. Code Generation for Embedded Systems provides a survey of these new developments. Although not limited to these targets, the main emphasis is on code generation for modern DSP processors. Important themes covered by the book include: the scope of general purpose versus application-specific processors, machine code quality for embedded applications, retargetability of the code generation process, machine description formalisms, and code generation methodologies.
Code Generation for Embedded Systems is the essential introduction to this fast developing field of research for students, researchers, and practitioners alike.
show more

Product details

  • Hardback | 298 pages
  • 154.94 x 236.22 x 25.4mm | 566.99g
  • Dordrecht, Netherlands
  • English
  • 2002 ed.
  • VI, 298 p.
  • 0792395778
  • 9780792395775

Table of contents

Contributors. Preface. Part I: Requirements. 1. Code Generation for Embedded Processors: an Introduction; P. Marwedel. 2. Retargetable Code Generation: Key Issues for Successful Introduction; P. Vanoostende, et al. 3. Challenges in Code Generation for Embedded Processors; G. Araujo, et al. Part II: Retargetable Code Generation Systems. 4. FLEXWARE: A Flexible Firmware Development Environment for Embedded Systems; P.G. Paulin, et al. 5. CHESS: Retargetable Code Generation for Embedded DSP Processors; D. Lanneer, et al. 6. An ILP-Based Approach to Code Generation; T. Wilson, et al. 7. Retargetable Code Generation for Parallel, Pipelined Processor Structures; W. Schenk. Part III: Machine Description Models and Formal Methods. 8. Beyond Tool-Specific Machine Descriptions; A. Fauth. 9. On Transforming Code Generation to a Parsing Problem; F. Mavaddat. 10. Local Microcode Generation in System Design; M. Langevin, et al. 11. Code Generation Based on Trellis Diagrams; B. Wess. 12. A Unified Code Generation Approach Using Mutation Scheduling; S. Novack, et al. Part IV: Special Applications and Future Directions. 13. Retargetable Compilation of Self-Test Programs Using Constraint Logic Programming; U. Bieker. 14. Code Generation for Transport Triggered Architectures; H. Corporaal, J. Hoogerbrugge. 15. Software Synthesis for Real-Time Information Processing Systems; M. Cornero, et al. References. Index.
show more